# DEPARTMENT OF COMPUTER SCIENCE AND 

 COMPUTER APPLICATION
## LEARNING RESOURCE



## NUMBER SYSTEMS:

- The term digital refers to a process that is achieved by using discrete unit.
- In number system there are different symbols and each symbol has an absolute value and also hasplace value.


## RADIX OR BASE:-

The radix or base of a number system is defined as the number of different digits which can occur ineach position in the number system.

## RADIX POINT :-

The generalized form of a decimal point is known as radix point. In any
positional number system theradix point divides the integer and fractional part.
$\mathrm{N}_{\mathrm{r}}=$ [ Integer part .Fractional part ]
$\stackrel{\uparrow}{\text { Radix point }}$

## NUMBER SYSTEM:-

In general a number in a system having base or radix ' $r$ ' can be written as

$$
a_{n} a_{n-1} a_{n-2} \ldots \ldots \ldots \ldots \ldots . . a_{0} \cdot a_{-1} a_{-2 \ldots \ldots \ldots \ldots . .} a_{-m}
$$

This will be interpreted as

$$
\begin{aligned}
& Y=a_{n} \times r^{n}+a_{n-1} \times r^{n-1}+a_{n-2} \times r^{n-2}+\ldots . . . . . . .+a_{0} \times r^{0}+a_{-1} \times r^{-1}+a_{-2} \times r^{-2}+\ldots+a_{-m} \times r^{-m} \\
& \text { where } Y=\text { value of the entire number } \\
& a_{n}=\text { the value of the } \\
& n^{\text {th }} \text { digitr }=\text { radix }
\end{aligned}
$$

## TYPES OF NUMBER SYSTEM:-

There are four types of number systems. They are

1. Decimal number system
2. Binary number system
3. Octal number system
4. Hexadecimal number system

## DECIMAL NUMBER SYSTEM:-

- The decimal number system contain ten unique symbols $0,1,2,3,4,5,6,7,8$ and 9 .
- In decimal system 10 symbols are involved, so the base or radix is 10 .
- It is a positional weighted system.
- The value attached to the symbol depends on its location with respect to the decimal point.

In general,
$\left(d_{n} \times 10^{n}\right)+\left(d_{n-1} \times 10^{n-1}\right)+\left(d_{n-2} \times 10^{n-2}\right)+\ldots+\left(d_{0} \times 10^{0}\right)+\left(d_{-1} \times 10^{-1}\right)+\left(d_{-2} \times 10^{-2}\right)+\ldots+(d$. ${ }_{\mathrm{m}} \times 10^{-\mathrm{m}}$ )

For example:-
$9256.26=9 \times 1000+2 \times 100+5 \times 10+6 \times 1+2 \times(1 / 10)+6 \times(1 / 100)$

$$
=9 \times 10^{3}+2 \times 10^{2}+5 \times 10^{1}+6 \times 10^{0}+2 \times 10^{-1}+6 \times 10^{-2}
$$

## BINARY NUMBER SYSTEM:-

- The binary number system is a positional weighted system.
- The base or radix of this number system is 2 .
- It has two independent symbols.
- The symbols used are 0 and 1 .
- A binary digit is called a bit.
- The binary point separates the integer and fraction parts.

In general,

$$
d_{n} d_{n-1} d_{n-2} \ldots \ldots \ldots \ldots \ldots . . d_{0} \cdot d_{-1} d_{-2} \quad d_{-k}
$$

is given

$$
\left(d_{n} \times 2^{n}\right)+\left(d_{n-1} \times 2^{n-1}\right)+\left(d_{n-2} \times 2^{n-2}\right)+\ldots .+\left(d_{0} \times 2^{0}\right)+\left(d_{-1} \times 2^{-1}\right)+\left(d_{-2} \times 2^{-2}\right)+\ldots .+\left(d_{-k} \times 2^{-k}\right)
$$

## OCTAL NUMBER SYSTEM:-

- It is also a positional weighted system.
- Its base or radix is 8 .
- It has 8 independent symbols $0,1,2,3,4,5,6$ and 7 .
- Its base $8=2^{3}$, every 3 - bit group of binary can be represented by an octal digit.


## HEXADECIMAL NUMBER SYSTEM:-

- The hexadecimal number system is a positional weighted system.
- The base or radix of this number system is 16 .
- The symbols used are $0,1,2,3,4,5,6,7,8,9, A, B, C, D, E$ and $F$
- The base $16=24$, every 4 - bit group of binary can be represented by an hexadecimal digit.


## CONVERSION FROM ONE NUMBER SYSTEM TO ANOTHER :-

## 1. BINARY NUMBER SYSTEM:-

(a) Binary to decimal conversion:-

In this method, each binary digit of the number is multiplied by its positional weight and the product termsare added to obtain decimal number.

$$
d_{n} d_{n-1} d_{n-2} \ldots \ldots . . . . . . . . d_{0} \cdot d_{-1} d_{-2 \ldots \ldots \ldots \ldots . .} d_{-m}
$$

For example:
(i) Convert $(10101)_{2}$ to
decimal.Solution :
(Positional weight) $2^{4} 2^{3} 2^{2} 2^{1} 2^{0}$
Binary number

$$
\begin{aligned}
& 10101 \\
& =\left(1 \times 2^{4}\right)+\left(0 \times 2^{3}\right)+\left(1 \times 2^{2}\right)+\left(0 \times 2^{1}\right)+\left(1 \times 2^{0}\right) \\
& =16+0+4+0+1 \\
& =(21)_{10}
\end{aligned}
$$

(ii) Convert (111.101) $)_{2}$ to
decimal.Solution:

$$
\begin{aligned}
(111.101)_{2} & =\left(1 \times 2^{2}\right)+\left(1 \times 2^{1}\right)+\left(1 \times 2^{0}\right)+\left(1 \times 2^{-1}\right)+\left(0 \times 2^{-2}\right)+\left(1 \times 2^{-3}\right) \\
& =4+2+1+0.5+0+0.125 \\
& =(7.625)_{10}
\end{aligned}
$$

## Binary to Octal conversion:-

For conversion binary to octal the binary numbers are divided into groups of 3 bits each, starting at thebinary point and proceeding towards left and right.

| Octal | Binary | Octal Binary |  |
| :--- | :---: | :---: | :---: |
| 0 | 000 | 4 | 100 |
| 1 | 001 | 5 | 101 |
| 2 | 010 | 6 | 110 |
| 3 | 011 | 7 | 111 |

For example:
(i) Convert $(101111010110.110110011)_{2}$ into octal.

## Solution :

$\begin{array}{lllllllll}\text { Group of } 3 \text { bits are } & 10 & 11 & 01 & 110 & .110 & 11 & 01 \\ 1 & 1 & 0 & & & 0 & 1\end{array}$
Convert each group into5 $7 \quad 2 \quad 6 \quad$. 6 octal =
The result is $(5726.663)_{8}$
(iii) Convert (10101111001.0111) ${ }_{2}$ into octal.Solution :

| Binary number | 10 | 101 | 111 | 001 | . | 011 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Group of 3 bits are | $=010$ | 101 | 111 | 001 | . | 011 | 100 |
| Convert each group into octal $=$ | 2 | 5 | 7 | 1 | . | 3 | 4 |

The result is $(2571.34)_{8}$

## (b) Binary to Hexadecimal conversion:-

For conversion binary to hexadecimal number the binary numbers starting from the binary point, groups are made of 4 bits each, on either side of the binary point.

## Hexadecimal

## Hexadecimal Binary

3
1
2
3
4
5
6

Binary

| 0000 | 8 | 1000 |
| :--- | :--- | :--- |
| 0001 | 9 | 1001 |
| 0010 | A | 1010 |
| 0011 | B | 1011 |
| 0100 | C | 1100 |
| 0101 | D | 1101 |
| 0110 | E | 1110 |

or example:
(i) Convert $\quad(1011011011)_{2} \quad$ into

## hexadecimal.Solution:

| Given Binary number | 10 | 1101 | 10 |
| :--- | ---: | ---: | ---: |
| Group of 4 bits are | 0010 | 1101 | 10 |
| Convert each group into hex | $=$ | 2 | $D$ |

- Convert (01011111011.011111) $)_{2}$ into hexadecimal.Solution:

| Given Binary number | 010 | 1111 | 1011 |  | 0111 | 11 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Group of 3 bits are | $=$ | 0010 | 1111 | 1011 | . | 0111 | 1100 |
| Convert each group into octal $=$ | 2 | F | B | . | 7 | C |  |
| The result is (2FB.7C) $)_{16}$ |  |  |  |  |  |  |  |

## 2. DECIMAL NUMBER SYSTEM:-

(a) Decimal to binary conversion:-

In the conversion the integer number are converted to the desired base using successive division by the base or radix.
For example:
(i) Convert (52) ${ }_{10}$ into binary.

## Solution:

Divide the given decimal number successively by 2 read the integer part remainder upwards to get equivalent binary number. Multiply the fraction part by 2. Keep the integer in the product as it is and multiply the new fraction in the product by 2 . The process is continued and the integer are read in the products from top to bottom.

2152
$2 \underline{126} 0$
$2113-$
$2 \underline{16}-$
$2 \underline{13} 0$
$\begin{array}{ll}211 & \frac{1}{1} \\ 0 & \frac{1}{1}\end{array}$
Result of $(52)_{10}$ is $(110100)_{2}$
:

Integer part
$2 \underline{105}$
$2 \underline{\underline{52}}-1$
$2 \underline{\underline{26}}-0$
$2 \underline{13}-0$
$2 \underline{16}-1$
$2 \underline{13}-0$
$2 \frac{11}{0}-1$

## Fraction part

$0.15 \times 2=0.30$
$0.30 \times 2=0.60$
$0.60 \times 2=1.20$
$0.20 \times 2=0.40$
$0.40 \times 2=0.80$
$0.80 \times 2=1.60$

Result of $(105.15)_{10}$ is $(1101001.001001)_{2}$
(b) Decimal to octal conversion:-

To convert the given decimal integer number to octal, successively divide the given number by 8 till the quotient is 0 . To convert the given decimal fractions to octal successively multiply the decimal fraction and the subsequent decimal fractions by 8 till the product is 0 or till the required accuracy is obtained.

For example:
(i) Convert (378.93) ${ }_{10}$ into
octal.Solution:

| $8 \underline{\underline{378}}$ |  | $0.93 \times 8=7.44$ |
| :--- | :--- | :--- |
| $8 \underline{\underline{4}}-2$ | $0.44 \times 8=3.52$ |  |
| $8 \underline{\underline{5}}-7$ | $0.52 \times 8=4.16$ |  |
| 0 | -5 | 9 |
|  |  | $0.16 \times 8=1.28$ |

Result of $(378.93)_{10}$ is $(572.7341)_{8}$
(c) Decimal to hexadecimal conversion:-

The decimal to hexadecimal conversion is same as octal.
For example:
(i) Convert (2598.675) ${ }_{10}$ into hexadecimal.

Solution:


Result of (2598.675) ${ }_{10}$ is (A26.ACCC) $)_{16}$
3. OCTAL NUMBER SYSTEM:-
(a) Octal to binary conversion:-

To convert a given a octal number to binary, replace each octal digit by its 3 - bit binary equivalent.

For example:
Convert (367.52) $)_{8}$ into binary.
Solution:
$\begin{array}{lllllll}\text { Given Octal number is } & 3 & 6 & 7 & . & 5 & 2\end{array}$

Convert each group octal to $=011 \quad 110111.101010$ binary

Result of $(367.52)_{8}$ is $(011110111.101010)_{2}$
(b) Octal to decimal conversion:-

For conversion octal to decimal number, multiply each digit in the octal number by the weight of its position and add all the product terms

For example: -
Convert (4057.06) 8 to decimalSolution:

$$
\begin{aligned}
(4057.06)_{8} & =4 \times 8^{3}+0 \times 8^{2}+5 \times 8^{1}+7 \times 8^{0}+0 \times 8^{-1}+6 \times 8^{-2} \\
= & 2048+0+40+7+0+0.0937 \\
= & (2095.0937)_{10}
\end{aligned}
$$

Result is (2095.0937) ${ }_{10}$
(c) Octal to hexadecimal conversion:-

For conversion of octal to Hexadecimal, first convert the given octal number to binary and then binarynumber to hexadecimal.
For example :-
Convert (756.603) $)_{8}$ to hexadecimal.

## Solution :-


Convert 4 bits group to hex. $\begin{array}{lllllll} \\ \text { C }\end{array}$ Result is (1EE.C18) ${ }_{16}$
(4) HEXADECIMAL NUMBER SYSTEM :-
(a) Hexadecimal to binary conversion:-

For conversion of hexadecimal to binary, replace hexadecimal digit by its 4 bit binary group. For example:

Convert (3A9E.B0D) ${ }_{16}$ into binary.

## Solution:

Given Hexadecimal number is3 A 9 E . B 0 D
Convert each hexadecimal $=0011101010011110$. 10110000
1101digit to 4 bit binary
Result of (3A9E.B0D) $)_{8}$ is $(0011101010011110.101100001101)_{2}$
(b) Hexadecimal to decimal conversion:-

For conversion of hexadecimal to decimal, multiply each digit in the hexadecimal number by its position weight and add all those product terms.

For example: -
Convert (A0F9.0EB) ${ }_{16}$ to decimal

## Solution:

$(\text { AOF9.0EB })_{16}=\left(10 \times 16^{3}\right)+\left(0 \times 16^{2}\right)+\left(15 \times 16^{1}\right)+\left(9 \times 16^{0}\right)+\left(0 \times 16^{-1}\right)+(14 \times$ $\left.16^{-2}\right)+\left(11 \times 16^{-3}\right)$

$$
=40960+0+240+9+0+0.0546+0.0026
$$

$$
=(41209.0572)_{10}
$$

Result is $(41209.0572)_{10}$
(c) Hexadecimal to Octal conversion:-

For conversion of hexadecimal to octal, first convert the given hexadecimal number to binary and then binary number to octal.

For example :-
Convert (B9F.AE) ${ }_{16}$ to octal.

Solution :-
 octal.
Result is $(5637.534)_{8}$

## BINARY ARITHEMATIC OPERATION :-

1. BINARY ADDITION:-

The binary addition rules are as follows
$0+0=0 ; 0+1=1 ; 1+0=1 ; 1+1=10$, i.e 0
with a carry of 1 For example :-
Add $(100101)_{2}$ and $(1101111)_{2}$.
Solution :-

100101
$+\quad 1101111$
10010100
Result is $(10010100)_{2}$

## 2. BINARY SUBTRACTION:-

The binary subtraction rules are as follows
$0-0=0 ; 1-1=0 ; 1-0=1 ; 0-1=1$, with a borrow of 1

For example :-
Substract (111.111) 2 from
(1010.01)2. Solution :-
1010.010

- $\quad 111.111$
0010.011

Result is $(0010.011)_{2}$

## 3. BINARY MULTIPLICATION:-

The binary multiplication rules are as follows $0 \times 0=0 ; 1 \times 1=1 ; 1 \times$ $0=0 ; 0 \times 1=0$

For example :-

Multiply (1101) ${ }_{2}$ by
(110) ${ }_{2}$.Solution :-

| $x$ | 110 <br> 0000 <br> 1101 <br> + <br>  |
| :---: | :---: |
| $\frac{1101}{100111}$ |  |

Result is $(1001110)_{2}$

## 4. BINARY DIVISION:-

The binary division is very simple and similar to decimal number system. The division by ' 0 ' is meaningless. So we have only 2 rules
$0 \div 1=0$
$1 \div 1=1$
For example :-
Divide $(10110)_{2}$ by
$(110)_{2}$. Solution :-
110) 101101 ( 111.1

- 110

1010
110

1001
$\begin{array}{r}110 \\ \hline 110\end{array}$
110
000
Result is (111.1) ${ }_{2}$

## 1's COMPLEMENT REPRESENTATION :-

The 1's complement of a binary number is obtained by changing each 0 to 1 and each 1 to 0 .

For example :-
Find $(1100)_{2}$ 1's complement.

## Solution :-

| Given | 1 | 1 | 0 | 0 |
| :---: | ---: | :--- | :--- | :--- |
| 1 's complement is 0 | 0 | 1 | 1 |  |

Result is (0011) ${ }_{2}$

## 2's COMPLEMENT REPRESENTATION :-

The 2's complement of a binary number is a binary number which is obtained by adding 1 to the 1 'scomplement of a number i.e.

2's complement = 1's complement + 1
For example :-
Find $(1010)_{2}$ 2's complement.

## Solution :-

2's complement
$\begin{array}{lllll}\text { Given } & 1 & 0 & 1 & 0\end{array}$
1's complement is $0 \quad 1 \quad 0 \quad 1$
$+\quad 1$

Result is $(0110)_{2}$

## SIGNED NUMBER :-

In sign - magnitude form, additional bit called the sign bit is placed in front of the number. If the sign bitis 0 , the number is positive. If it is a 1 , the number is negative.

For example:-

$$
\begin{array}{llllllll}
0 & 1 & 0 & 1 & 0 & 0 & 1 \\
\uparrow & & & & & &
\end{array}
$$

## Sign <br> bit

$$
\begin{aligned}
& \quad \begin{array}{rlllllll}
1 & 1 & 0 & 1 & 0 & 0 & 1 & =-41 \\
\uparrow \\
& & & & & & \\
\text { Sign } \\
\text { bit } & & & & & &
\end{array} \\
&
\end{aligned}
$$

## SUBSTRACTION USING COMPLEMENT METHOD :-

## 1's COMPLEMENT:-

In 1's complement subtraction, add the 1's complement of subtrahend to the minuend. If there is a carry out, then the carry is added to the LSB. This is called end around carry. If the MSB is 0 , the result is positive. If the MSB is 1 , the result is negative and is in its 1's complement form. Then take its 1 's complement to get the magnitude in binary.
example:-
Subtract $(10000)_{2}$ from $(11010)_{2}$ using 1 's complement.

## Solution:-



Result is $\mathbf{+ 1 0}$

## 2's COMPLEMENT:-

In 2's complement subtraction, add the 2's complement of subtrahend to the minuend. If there is a carry out, ignore it. If the MSB is 0 , the result is positive. If the MSB is 1 , the result is negative and is in its 2's complement form. Then take its 2's complement to get the magnitude in binary.

## For example:-

Subtract $(1010100)_{2}$ from $(1010100)_{2}$ using 2's complement.
Solution:-


Hence MSB is 0 . The answer is positive. So it is $+0000000=0$

## DIGITAL CODES:-

In practice the digital electronics requires to handle data which may be numeric, alphabets and specialcharacters. This requires the conversion of the incoming data into binary format before it can be processed. There is various possible ways of doing this and this process is called encoding. To achieve the reverse of it, we use decoders.

## WEIGHTED AND NON-WEIGHTED CODES:-

There are two types of binary codes

1) Weighted binary codes
2) Non- weighted binary codes

In weighted codes, for each position ( or bit) , there is specific weight attached.
For example, in binary number, each bit is assigned particular weight $2 n$ where ' $n$ ' is the bit number for $\mathrm{n}=0,1,2,3,4$ the weights are $1,2,4,8,16$ respectively. Example :- BCD

Non-weighted codes are codes which are not assigned with any weight to each digit position, i.e., each digit position within the number is not assigned fixed value. Example:- Excess - 3 (XS -3) code and Gray codes

## BINARY CODED DECIMAL (BCD):-

$B C D$ is a weighted code. In weighted codes, each successive digit from right to left represents weights equal to some specified value and to get the equivalent decimal number add the products of the weights by the corresponding binary digit. 8421 is the most common because 8421 BCD is the most natural amongst the other possible codes.

## For example:-

$(567)_{10}$ is encoded in various 4 bit codes.

## Solution:-

| Decimal | $\rightarrow$ | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- |
| 8421 code | $\rightarrow$ | 0101 | 0110 | 0111 |
| 6311 code | $\rightarrow$ | 0111 | 1000 | 1001 |
| 5421 code | $\rightarrow$ | 1000 | 0100 | 1010 |

## BCD ADDITION:-

Addition of BCD (8421) is performed by adding two digits of binary, starting from least significant digit. In case if the result is an illegal code (greater than 9 ) or if there is a carry out of one then add $0110(6)$ and add the resulting carry to the next most significant

For example:-
Add 679.6 from 536.8 using BCD addition.
Solution:-
$679.6 \quad 0110 \quad 0111$ 1001. 0110 ( 679.6 in BCD)



## BCD SUBTRACTION:-

The BCD subtraction is performed by subtracting the digits of each 4 - bit group of the subtrahend from corresponding 4 - bit group of the minuend in the binary starting from the LSD. If there is no borrow from the next higher group then no correction is required. If there is a borrow from the next group, then $6_{10}(0110)$ is subtracted from the difference term of this group.

For example:-
Subtract 147.8 from 206.7 using 8421 BCD code.

Solution:-

| 206.7 | $0010 \quad 0000$ | 0110.0111 |  |
| :--- | :--- | :--- | :--- |
|  | $(206.7$ in BCD) |  |  |

$-147.8 \underset{(147.8 \text { in BCD) }}{-1000} 00111.1000$


## EXCESS THREE(XS-3) CODE:-

The Excess-3 code, also called XS-3, is a non- weighted BCD code. This derives it name from the fact that each binary code word is the corresponding 8421 code word plus $0011(3)$. It is a sequential code. It is a self complementing code.

## XS-3 ADDITION:-

In XS-3 addition, add the XS-3 numbers by adding the 4 bit groups in each column starting from the LSD. If there is no carry out from the addition of any of the 4 bit groups, subtract 0011 from the sum term of those groups. If there is a carry out, add 0011 to the sum term of those groups

For example:-
Add 37 and 28 using XS-3 code.
Solution:-

| 37 |  | 01101010 | ( 37 in XS-3) |
| :---: | :---: | :---: | :---: |
| + 28 | => + | + 01011011 | ( 28 in XS-3) |
| 65 |  | 101111010 | ( Carry is generated) |
|  |  | + 1 | ( Propagate carry) |
|  |  | 11000101 | ( Add 0110 to correct 0101 and |
|  |  | $-\underline{0011+0011}$ | subtract 0011 to correct 1100) |
|  |  | 10011000 | (Corrected sum in XS-3 = $65_{10}$ ) |

## XS-3 SUBTRACTION:-

To subtract in XS-3 number by subtracting each 4-bit group of the subtrahend from the corresponding 4-bit group of the minuend starting from the LSD. If there is no borrow from the next 4-bit group. add 0011 to the difference term of such groups. If there is a borrow, subtract 0011 from the difference term.

## For example :-

## Subtract 175 from 267 using XS-

## 3 code. Solution :-



## ASCII CODE:-

The American Standard Code for Information Interchange (ASCII) pronounced as 'ASKEE' is widely used alphanumeric code. This is basically a 7 bit code. The number of different bit patterns that can be created with 7 bits is $27=128$, the ASCII can be used to encode both the uppercase and lowercase characters of the alphabet (52 symbols) and some special symbols in addition to the 10 decimal digits. It is used extensively for printers and terminals that interface with small computer systems. The table shown below shows the ASCII groups.

The ASCII code

| LSBs | MSBs |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |  |
| 0000 | NUL | DEL | Space | 0 | $@$ | P | P |  |  |
| 0001 | SOH | DC1 | $!$ | 1 | A | Q | a | q |  |
| 0010 | STX | DC2 | " | 2 | B | R | b | r |  |
| 0011 | ETX | DC3 | $\#$ | 3 | C | S | c | s |  |


| 0100 | EOT | DC4 | \$ | 4 | D | T | d | t |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0101 | ENQ | NAK | \% | 5 | E | U | e | u |
| 0110 | ACK | SYN | \& | 6 | F | V | f | v |
| 0111 | BEL | ETB |  | 7 | G | W | g | w |
| 1000 | BS | CAN | ( | 8 | H | X | h | x |
| 1001 | HT | EM | ) | 9 | 1 | Y | i | y |
| 1010 | LF | SUB | * | : | J | Z | j | z |
| 1011 | VT | ESC | + | ; | K | [ | k | \{ |
| 1100 | FF | FS | , | < | L | 1 | I | \| |
| 1101 | CR | GS | - | = | M | ] | m | \} |
| 1110 | SO | RS | . | > | N | $\wedge$ | n | $\sim$ |
| 1111 | SI | US | I | ? | 0 | - | - | DLE |

## EBCDIC CODE:-

The Extended Binary Coded Decimal Interchange Code (EBCDIC) pronounced as 'eb -si- dik' is an 8 bit alphanumeric code. Since $28=256$ bit patterns can be formed with 8 bits. It is used by most large computers to communicate in alphanumeric data. The table shown below shows the EBCDIC code.

The EBCDIC code

| LSD | MSD(Hex) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0 | NUL | DLE | DS |  | SP | \& |  |  |  |  |  |  | [ | ] | 1 | 0 |
| 1 | SOH | DC1 | $\begin{aligned} & \mathrm{SO} \\ & \mathrm{~S} \end{aligned}$ |  |  |  | 1 |  | a | j | $\sim$ |  | A | J |  | 1 |
| 2 | STX | DC2 | FS | $\begin{aligned} & \text { SY } \\ & \mathrm{N} \end{aligned}$ |  |  |  |  | b | k | s |  | B | K | S | 2 |
| 3 | ETX | DC3 |  |  |  |  |  |  | c | 1 | t |  | C | L | T | 3 |
| 4 | PF | $\begin{aligned} & \mathrm{RE} \\ & \mathrm{~S} \end{aligned}$ | BYP | PN |  |  |  |  | d | m | u |  | D | M | U | 4 |
| 5 | HT | NL | LF | RS |  |  |  |  | e | n | $v$ |  | E | N | V | 5 |
| 6 | LC | BS | $\begin{aligned} & \mathrm{EO} \\ & \mathrm{~B} \end{aligned}$ | YC |  |  |  |  | f | - | w |  | F | 0 | W | 6 |
| 7 | DEL | IL | PRE | $\begin{aligned} & \mathrm{EO} \\ & \mathrm{~T} \end{aligned}$ |  |  |  |  | g | p | x |  | G | P | X | 7 |


| 8 |  | CA |  |  |  |  |  |  |  | h | q |  | y | H | Q | Y | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 |  | EM |  |  |  |  |  |  |  | i | r |  | z | I | R | Z | 9 |
| A | SM M | CC | SM |  | $\varnothing$ |  | ! | I | : |  |  |  |  |  |  |  |  |
| B | VT |  |  |  | - |  | \$ | , | \# |  |  |  |  |  |  |  |  |
| C | FF | IFS |  | $\begin{aligned} & \mathrm{DC} \\ & 4 \end{aligned}$ | < |  | * | \% | @ |  |  |  |  |  |  |  |  |
| D | CR | IGS | $\mathrm{EN}$ | $\begin{aligned} & \text { NA } \\ & \text { K } \end{aligned}$ | ( |  | ) | - |  |  |  |  |  |  |  |  |  |
| E | SO | IRS | ACK |  | + |  | , | > | = |  |  |  |  |  |  |  |  |
| F | SI | IUS | BEL | $\begin{aligned} & \text { SU } \\ & \text { B } \end{aligned}$ | I |  |  | ? |  |  |  |  |  |  |  |  |  |

## GRAY CODE

The gray code is a non-weighted code. It is not a BCD code. It is cyclic code because successive words in this differ in one bit position only i.e it is a unit distance code.

Gray code is used in instrumentation and data acquisition systems where linear or angular displacement is measured. They are also used in shaft encoders, I/O devices, A/D converters and other peripheral equipment.

## BINARY-TO - GRAY CONVERSION:-

If an n-bit binary number is represented by $B_{n} B_{n} 1 \ldots-B_{1}$ and its gray code
 where $B_{n}$ and $G_{n}$ are the MSBs, then gray code bits are obtained from the binary cgde as follows $G_{n}=B_{n}$
$\mathrm{Gn}_{\mathrm{n}}-\mathrm{Bn} \mathrm{Bn}-1$

$$
\mathrm{G}_{1}=\mathrm{B}_{\oplus} \mathrm{B}_{1}
$$

Where the symbol stands for Exclusive OR (X-OR)

For
example :-
Convert the binary 1001 to the Gray code.

Solution :-


The gray code is 1101

## GRAY-TO - BINARY CONVERSION:-

If an n-bit gray number is represented by $G_{n} G_{n-1}$------- $G_{1}$ and its binary equivalent by $B_{n}$ $B_{n-1}$ B1, then binary bits are obtained from Gray bits

$$
\text { as follows: } B_{n}=G_{n}
$$

$$
B n-1=\measuredangle B n \quad G n-1
$$

$B_{1}=B_{2}^{\oplus} G_{1}$

## For example :-

Convert the Gray code 1101 to the binary

## Solution :-



The binary code is 1001

## Codes:



Binary codes block diagram

Error - Detecting codes: When binary data is transmitted \& processed, it is susceptible to noise that can alter or distort its contents. The 1's may get changed to 0's \& 1's .because digital systems must be accurate to the digit, error can pose a problem. Several schemes have been devised to detect the occurrence of a single bit error in a binary word, so that whenever such an error occurs the concerned binary word can be corrected \& retransmitted.

Parity: The simplest techniques for detecting errors is that of adding an extra bit known as parity bit to each word being transmitted.Two types of parity: Oddparity, evenparity forodd parity, the parity bit is set to a =0' or a =1' at the transmitter such that the total no. of 1 bit in the word including the parity bit is an odd no.For even parity, the parity bit is set to $\mathrm{a}_{2} 0^{〔}$ or $\mathrm{a}=1$ ' at the transmitter such that the parity bit is an even no.

| Decimal | 8421 code | Odd parity | Even parity |
| :--- | :--- | :--- | :--- |
| 0 | 0000 | 1 | 0 |
| 1 | 0001 | 0 | 1 |
| 2 | 0010 | 0 | 1 |
| 3 | 0011 | 1 | 0 |
| 4 | 0100 | 0 | 1 |
| 5 | 0100 | 1 | 0 |
| 6 | 0110 | 1 | 0 |
| 7 | 0111 | 0 | 1 |
| 8 | 1000 | 0 | 1 |
| 9 | 1001 | 1 | 0 |

When the digit data is received. a parity checking circuit generates an error signal if the total no of 1's is even in an odd parity system or odd in an even parity system. This parity check can always detect a single bit error but cannot detect 2 or more errors with in the same word. Odd parity is used more often than even parity does not detect the situation. Where all 0's are created by a short ckt or some other fault condition.

Ex: Even parity scheme
(a) 10101010
(b) 11110110
(c)10111001

Ans:
(a) No. of 1's in the word is even is 4 so there is no error
(b) No. of 1's in the word is even is 6 so there is no error
(c) No. of 1's in the word is odd is 5 so there is error

Ex: odd parity
$\begin{array}{ll}\text { (a)10110111(b) } 10011010 & \text { (c) } 11101010\end{array}$

Ans:
(a) No. of 1's in the word is even is 6 so word has error
(b) No. of 1's in the word is even is 4 so word has error
(c) No. of 1's in the word is odd is 5 so there is no error

## Checksums:

Simple parity can't detect two errors within the same word. To overcome this, use a sort of 2 dimensional parity. As each word is transmitted, it is added to the sum of the previously transmitted words, and the sum retained at the transmitter end. At the end of transmission, the sum called the check sum. Up to that time sent to the receiver. The receiver can check its sum with the transmitted sum. If the two sums are the same, then no errors were detected at the receiver end. If there is an error, the receiving location can ask for retransmission of the entire data, used in teleprocessing systems.

## Block parity:

Block of data shown is create the row \& column parity bits for the data using odd parity. The parity bit 0 or 1 is added column wise \& row wise such that the total no. of 1's in each column \& row including the data bits \& parity bit is odd as

When the digit data is received. a parity checking circuit generates an error signal if the total no of 1's is even in an odd parity system or odd in an even parity system. This parity check can always detect a single bit error but cannot detect 2 or more errors with in the same word.Odd parity is used more often than even parity does not detect the situation. Where all 0's are created by a short ckt or some other fault condition.

Ex: Even parity scheme
(a) 10101010
(b) 11110110
(c)10111001

Ans:
(d) No. of 1's in the word is even is 4 so there is no error
(e) No. of 1's in the word is even is 6 so there is no error
(f) No. of 1's in the word is odd is 5 so there is error

Ex: odd parity
(a)10110111
(b) 10011010
(c)11101010

Ans:
(d) No. of 1's in the word is even is 6 so word has error
(e) No. of 1's in the word is even is 4 so word has error
(f) No. of 1 's in the word is odd is 5 so there is no error

## Checksums:

Simple parity can't detect two errors within the same word. To overcome this, use a sort of 2 dimensional parity. As each word is transmitted, it is added to the sum of the previously transmitted words, and the sum retained at the transmitter end. At the end of transmission, the sum called the check sum. Up to that time sent to the receiver. The receiver can check its sum with the transmitted sum. If the two sums are the same, then no errors were detected at the receiver end. If there is an error, the receiving location can ask for retransmission of the entire data, used in teleprocessing systems.

## Block parity:

Block of data shown is create the row \& column parity bits for the data using odd parity. The parity bit 0 or 1 is added column wise \& row wise such that the total no. of 1's in each column \& row including the data bits \& parity bit is odd as

When the digit data is received. a parity checking circuit generates an error signal if the total no of 1's is even in an odd parity system or odd in an even parity system. This parity check can always detect a single bit error but cannot detect 2 or more errors with in the same word. Odd parity is used more often than even parity does not detect the situation. Where all 0's are created by a short ckt or some other fault condition.

## Ex: Even parity scheme

(a) 10101010
(b) 11110110
(c)10111001

Ans:
(g) No. of 1's in the word is even is 4 so there is no error
(a) No. of 1's in the word is even is 6 so there is no error
(1) No. of 1's in the word is odd is 5 so there is error

Ex: odd parity
$\begin{array}{ll}\text { (a)10110111 (b) } 10011010 & \text { (c) } 11101010\end{array}$

Ans:
(9) No. of 1's in the word is even is 6 so word has error
(h) No. of 1's in the word is even is 4 so word has error
(i) No. of 1's in the word is odd is 5 so there is no error

## Checksums:

Simple parity can't detect two errors within the same word. To overcome this, use a sort of 2 dimensional parity. As each word is transmitted, it is added to the sum of the previously transmitted words, and the sum retained at the transmitter end. At the end of transmission, the sum called the check sum. Up to that time sent to the receiver. The receiver can check its sum with the transmitted sum. If the two sums are the same, then no errors were detected at the receiver end. If there is an error, the receiving location can ask for retransmission of the entire data, used in teleprocessing systems.

## Block parity:

Block of data shown is create the row \& column parity bits for the data using odd parity. The parity bit 0 or 1 is added column wise \& row wise such that the total no. of 1's in each column \& row including the data bits \& parity bit is odd as

| Data | Parity bit | data |
| :--- | :--- | :--- |
| 10110 | 0 | 10110 |
| 10001 | 1 | 10001 |
| 10101 | 0 | 10101 |
| 00010 | 0 | 00010 |
| 11000 | 1 | 11000 |
| 00000 | 1 | 00000 |
| 11010 | 0 | 11010 |

## Error -Correcting Codes:

A code is said to be an error-correcting code, if the code word can always be deduced from an erroneous word. For a code to be a single bit error correcting code, the minimum distance of that code must be three. The minimum distance of that code is the smallest no. of bits by which any
two code words must differ. A code with minimum distance of 3 can't only correct single bit errors but also detect ( can't correct) two bit errors, The key to error correction is that it must be possible to detect \& locate erroneous that it must be possible to detect \& locate erroneous digits. If the location of an error has been determined. Then by complementing the erroneous digit, the message can be corrected, error correcting, code is
the Hamming code, In this, to each group of $m$ information or message or data bits, K parity checking bits denoted by P1,P2, pk located at positions $2^{k-1}$ from left are added to form an ( $m+k$ ) bit code word.

To correct the error, $k$ parity checks are performed on selected digits of each code word, \& the position of the error bit is located by forming an error word, \& the error bit is then complemented. The k bit error word is generated by putting a 0 or a 1 in the $2{ }^{k-1}$ th position depending upon whether the check for parity involving the parity bit Pk is satisfied or not.Errorpositions \& their corresponding values :

| Error Position | For 15 bit code C4 C3 C2 C1 | For 12 bit code C4 C3 C2 C1 | For 7 bit code C3 C2 C1 |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | 0000 | 000 |
| 1 | 0001 | 0001 | 001 |
| 2 | 0010 | 0010 | 010 |
| 3 | 0011 | 0011 | 011 |
| 4 | 0100 | 0100 | 100 |
| 5 | 0101 | 0101 | 101 |
| 6 | 0110 | 0110 | 110 |
| 7 | 0111 | 0111 | 111 |
| 8 | 1000 | 1000 |  |
| 9 | 1001 | 1001 |  |
| 10 | 1010 | 1010 |  |
| 11 | 1011 | 1011 |  |
| 12 | 1100 | 1100 |  |
| 13 | $1 \begin{array}{llll}1 & 1 & 1\end{array}$ |  |  |
| 14 | 1110 |  |  |
| 15 | 11111 |  |  |

## Alphanumeric Codes:

These codes are used to encode the characteristics of alphabet in addition to the decimal digits. It is used for transmitting data between computers \& its I/O device such as printers, keyboards \& video display terminals.Popular modern alphanumeric codes are ASCII code \& EBCDIC code.

## BOOLEAN ALGEBRA

## INTRODUCTION:-

- Switching circuits are also called logic circuits, gates circuits and digital circuits.
- Switching algebra is also called Boolean algebra.
- Boolean algebra is a system of mathematical logic. It is an algebraic system consisting of the set of elements $(0,1)$, two binary operators called OR and AND and unary operator called NOT.
- It is the basic mathematical tool in the analysis and synthesis of switching circuits.
- It is a way to express logic functions algebraically.
- Any complex logic can be expressed by a Boolean function.
- The Boolean algebra is governed by certain well developed rules and laws.


## AXIOMS AND LAWS OF BOOLEAN ALGEBRA:-

Axioms or postulates of Boolean algebra are set of logical expressions that are accepted without proof and upon which we can build a set of useful theorems. Actually, axioms are nothing more than the definitions of the three basic logic operations AND, OR and INVERTER. Each axiom can be interpreted as the outcome of an operation performed by a logic gate.

## AND operation

Axiom 1: $0.0=0$

OR operation
Axiom 5: $0+0$
$=0$

## NOT operation

Axiom 9: $1=0$

Axiom 2: $0.1=0$
Axiom 3: $1.0=0$
Axiom 2: 1. $1=1$

Axiom 6: $0+1=1 \quad$ Axiom 10:0 $=1$
Axiom 7: $1+0=1$
Axiom 8: $1+1=1$

## 1.Complementation Laws:-

The term complement simply means to invert, i.e. to changes 0 s to 1 s and 1 s to 0 s.
The five laws of complementation are as follows:
Law 1: $0=1$
Law 2: $1=0$
Law 3: if $A=0$, then
$A=1$ Law 4: if $\underline{A}=$
1 ,thenA $=0$

Law 5: $\mathrm{A}=0$ (double complementation law)

## 2. OR Laws:-

The four OR laws are as
follows Law 1: A + 0
= 0(Null law)
Law 2: A + 1 = 1 (Identity
law)Law 3: A + A = A
Law 4: $A^{-}+A=1$

## 3. AND Laws:-

The four AND laws are as
follows Law 1: A . 0 =
O(Null law) Law 2: A . 1
= 1(Identity law) Law 3:
A. $A=A$

Law 4: $A . A=0$
4. Commutative Laws:-

Commutative laws allow change in position of AND or OR variables. There are two commutative laws.

Law 1: $A+B=B+A$
Proof

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A}+\mathbf{B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

37 | B | A | $\mathbf{B}+\mathbf{A}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Law 2: A. B = B. A

## Proof

$=$| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A} \cdot \mathbf{B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| B | A | B. A |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

This law can be extended to any number of variables. For example A.B. $C=B \cdot C \cdot A=C \cdot A \cdot B=B \cdot A \cdot C$

## 5. Associative Laws:-

The associative laws allow grouping of variables. There are 2 associative laws.

$$
\text { Law 1: }(A+B)+C=A+(B+C)
$$

## DUALITY:-

The implication of the duality concept is that once a theorem or statement is proved, the dual also thus standproved. This is called the principle of duality.

## DUALS:-

Given expression

## Dual

1. $0=1$
$1=0$
2. $0 \cdot 1=0$
$1+0=1$
3. $0 \cdot 0=0$
$1+1=1$
4. $1 \cdot 1=1$
$0+0=0$
5. $A \cdot 0=0$
$A+1=1$
6. $A \cdot 1=A$
$\mathrm{A}+0=\mathrm{A}$
7. $A \cdot A=A$
$A+A=A$
8. $A \cdot A=0$
$A+A=1$
9. $\mathrm{A} \cdot \mathrm{B}=\mathrm{B} \cdot \mathrm{A}$
$A+B=B+A$
10. $A \cdot(B \cdot C)=(A \cdot B) \cdot C$
$A+(B+C)=(A+B)+C$
11. $A \cdot(B+C)=A B+A C$
$A+B C=(A+B)(A+C)$
12. $A(A+B)=A$
$A+A B=A$
13. $\underline{A} \cdot(\underline{A} \cdot B)=A \cdot B$
$A+A+\underline{B} \equiv A+B$
14. $A B=A+B$
$A+B=A B$
15. $(A+B)(A+C)(B+C)=-(A+B)(A+C)-\bar{A} B+\underset{A C}{ }+B C=A B+A C$
16. $A+B C=(A \pm B)(A+C)$
17. $(A+C)(A+B)=A B+A C$
18. $(A+B)(C+D)=A C+A D+B C+B D$
19. $\bar{A}+B=A B+A B+A B$
20. $A B+A+A B=0$
$A(\underline{B}+C)=\underline{A} B+A C$
$A C+A B=(A+B)(A+C)$
$(A B+C D)=(A+C)(A+D)(B+C)(B+D)$
$\overline{\mathrm{AB}}=(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{B})(\mathrm{A}+\mathrm{B})$
$A+B \cdot A \cdot(A+B)=1$

## SUM - OF - PRODUCTS FORM:-

- This is also called disjunctive Canonical Form (DCF) or Expanded Sum of Products Form or CanonicalSum of Products Form.
- In this form, the function is the sum of a number of products terms where each product term contains all variables of the function either in complemented or uncomplemented form.
- This can also be derived from the truth table by finding the sum of all the terms that corresponds tothose combinations for which ' $f$ ' assumes the value 1. For example

$$
\begin{aligned}
f(A, B, C) & =A \bar{B}+B C \\
& =A B(C- \\
& =A B C+A B C+A B C+A B C
\end{aligned}
$$

- The product term which contains all the variables of the functions either in complemented oruncomplemented form is called a minterm.
- The minterm is denoted as mo, m1, m2 ... .
- An ' $n$ ' variable function can have $2 n$ minterms.
- Another way of representing the function in canonical SOP form is the showing the sum of minterms forwhich the function equals to 1.
For example

$$
f(A, B, C)=m_{1}+m_{2}+m_{3}+m_{5}
$$

or
$f(A, B, C)=\sum m(1,2,3,5)$
where $\sum \mathrm{m}$ represents the sum of all the minterms whose decimal codes are given the parenthesis.

## PRODUCT- OF - SUMS FORM:-

- This form is also called as Conjunctive Canonical Form (CCF) or Expanded Product - of - Sums Formor Canonical Product Of Sums Form.
- This is by considering the combinations for which $f=0$
- Each term is a sum of all the variables.
- The function $f(A, B, C)=(\bar{A}+\bar{B}+C \cdot \bar{C})+(\bar{A}+\underline{B}+C \cdot C)$
$=(A+B+C)(A+B+C)(A+B+C)(A+B+C)$
- The sum term which contains each of the ' $n$ ' variables in either complemented or uncomplemented formis called a maxterm.
- Maxterm is represented as $\mathrm{M}_{0}, \mathrm{M}_{1}, \mathrm{M}_{2}, \ldots \ldots$. .

Thus CCF of ' $f$ ' may be
written as $f(A, B, C)=$
$M_{0} \cdot M_{4} \cdot M_{6} \cdot M_{7}$

$$
f(A, B, C)=(0,4,6,7)
$$

Where represented the product of all maxterms.

## CONVERSION BETWEEN CANONICAL FORM:-

The complement of a function expressed as the sum of minterms equals the sum of minterms missing from theoriginal function.

## KARNAUGH MAP OR K- MAP:-

- The K- map is a chart or a graph, composed of an arrangement of adjacent cells, each representing a particular combination of variables in sum or product form.
- The K- map is systematic method of simplifying the Boolean expression.


## TWO VARIABLEK-MAP:-

A two variable expression can have $2^{2}=4$ possible combinations of the input variables and $B$.

## Mapping of SOP Expression:-

- The 2 variable K-map has $2^{2}=4$ squares. These squares are called cells.
- A ' 1 ' is placed in any square indicates that corresponding minterm is included in the output expression, and a 0 or no entry in any square indicates that the corresponding minterm does not appear in the expression for output.


## Minimization of SOP Expression:-

To minimize a Boolean expression given in the SOP form by using K- map, the adjacent squares having 1 s , that is minterms adjacent to each other are combined to form larger squares to eliminate some variables.

The possible minterm grouping in a two variable K- map are shown below


$$
f_{5}=1
$$

- Two minterms, which are adjacent to each other, can be combined to form a bigger square called 2 - square or a pair. This eliminates one variable that is not common to both the minterms.
- Two 2-squares adjacent to each other can be combined to form a 4- square. A 4square eliminates 2 variables. A 4-square is called a quad.
- Consider only those variables which remain constant throughout the square, and ignore the variables which are varying. The non-complemented variable is the variable remaining constant as 1 .The complemented variable is the variable remaining constant as a 0 and the variables are written as a product term.


## Example:-

Reduce the expression $f=A B+A B+A B$ using mapping.

Solution:-
Expressed in terms of minterms, the given


$$
\begin{aligned}
& \text { expression is } f=m_{0}+m_{1}+m_{3}= \\
& \sum m(0,1,3)
\end{aligned}
$$

## Mapping of POS Expression:-

Each sum term in the standard POS expression is called a Maxterm. A function in two variables $(A, B)$ has 4 possible maxterms, $A+B, A+B, A+B$ and $A+B$. They are represented as $M_{0}, M_{1}, M_{2}$ and $M_{3}$ respectively.


The maxterm of a two variable
K-mapExample:-
Plot the expression $f=(A+B)(A+B$
(A + B)Solution:-
Expression interms of maxterms is $f=\pi M(0,2,3)$


## Minimization of POS Expressions:-

In POS form the adjacent 0s are combined into large square as possible. If the squares having complemented variable then the value remain constant as a 1 and the noncomplemented variable if its value remains constant as a 0 along the entire square and
then their sum term is written.
The possible maxterms grouping in a two variable K-map are shown below


Example:-
Reduce the expression $f=(A+B)(A+B)(A+B)$
using mappingSolution:-
The given expression in terms of maxterms is $f=n \mathrm{M}(0,1,3)$


## THREE VARIABLE K-MAP:-

A function in three variables (A, B,
C) can be expressed in SOP and POS form having eight possible
combination. A three variable K - map have 8 squares or cells on the map and each square minterm or maxterm is shown in the figure represents a below.

(a) Minterms

(b) Maxterms

## Example:-

Map the expression $f=A B C+A B C+A B C+$ ABC +ABCSolution:-

$A$| $B C$ | 00 | 01 |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $1^{1}$ | $0^{3}$ |
|  | $1^{2}$ |  |  |
|  | $0^{4}$ | $1^{5}$ | $1^{7}$ |

So in the SOP form the expression is $f=\sum m(1,5,2,6,7)$

Example:-
Map the expression $f=(A+B+C)(A+B+C)(A+B+C)(A+B+$
C) (A + B + C)Solution:-

So in the POS form the expression is $f=\pi M(0,5,7,3,6)$

| A ${ }^{\text {BC }} 00 \quad 01 \quad 11 \quad 10$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  | $1^{1}$ | $0^{3}$ | $1^{2}$ |
| 1 | $1{ }^{4}$ | $0^{5}$ | $0^{7}$ | $0^{6}$ |



## Minimization of SOP and POS Expressions:-

For reducing the Boolean expressions in SOP (POS) form the following steps are given below

- Draw the K-map and 1s (0s) corresponding to the minterms (maxterms) of the placeexpression. SOP (POS)
- In the map 1s (0s) which are not adjacent to any other $1(0)$ are the isolated minterms (maxterms). They are to be read as they are because they cannot be combined even into a 2-square.
- For those $1 \mathrm{~s}(0 \mathrm{~s})$ which are adjacent to only one other $1(0)$ make them pairs (2 squares).
- For quads (4- squares) and octet (8 squares) of adjacent 1 s ( 0 s) even if they contain some 1s (0s) which have already been combined. They must geometrically form a square or a rectangle.
- For any 1s (0s) that have not been combined yet then combine them into bigger squares if possible.
- Form the minimal expression by summing (multiplying) the product (sum) terms of all the groups.

Some of the possible combinations of minterms in SOP form

## FOUR VARIABLE K-MAP:-

A four variable (A, B, C, D) expression can have $2^{4}=16$ possible combinations of input variables. A four variable K-map has $2^{4}=16$ squares or cells and each square on the map represents either a minterm or a maxterm as shown in the figure below. The binary number designations of the rows and columns are in the gray code. The binary numbers along the top of the map indicate the conditions of $C$ and $D$ along any column and binary numbers along left side indicate the conditions of $A$ and $B$ along any row. The numbers in the top right corners of the squares indicate the
minterm or maxterm desginations.

## SOP FORM



| $\begin{aligned} & A B \\ & 00 \end{aligned}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
|  | $A+B+M_{\left(M_{0}\right)}+D^{0}$ | $\mathrm{A}+\underset{\left(\mathrm{M}_{1}\right)}{\mathrm{B}}+\mathrm{C}+\overline{\mathrm{D}}^{1}$ | $A+B+\overline{\left(M_{3}\right)}+\overline{D^{2}}+\bar{D}^{3}$ | $A+B+\overline{\left(M_{2}\right)}+D^{2}$ |
| 01 | $A+\underset{\left(M_{4}\right)}{\bar{B}+C+D^{4}}$ | $A+\underset{\left(M_{5}\right)}{\bar{B}}+C+\bar{D}^{5}$ | $A+\underset{\left(M_{7}\right)}{\bar{B}+\bar{C}}+\bar{D}^{7}$ | $A+\underset{\left(M_{6}\right)}{\bar{C}+\bar{C}}+D^{6}$ |
| 11 | $\bar{A}+\underset{\left(M_{12}\right)}{\bar{B}+C}+\bar{D}^{12}$ | $\bar{A}+\underset{\left(M_{13}\right)}{\bar{B}}+C+\bar{D}^{\frac{13}{}}$ | $\bar{A}+\underset{\left(M_{15}\right)}{\bar{B}}+\bar{C}+\bar{D}^{15}$ | $\bar{A}+\underset{\left(M_{14}\right)}{\bar{B}+\bar{C}}+\bar{D}^{14}$ |
| 10 | $\bar{A}+\underset{\left(M_{8}\right)}{B+C}+D^{8}$ | $\overline{\mathrm{A}}+\underset{\left(\mathrm{M}_{\mathrm{g}}\right)}{\mathrm{B}+\mathrm{C}}+\overline{\mathrm{D}}^{9}$ | $\bar{A}+\underset{\left(M_{11}\right)}{B+\bar{C}}+\bar{D}^{11}$ | $\bar{A}+\underset{\left(M_{10}\right)}{B}+\bar{C}+D^{10}$ |

## Minimization of SOP and POS Expressions:-

For reducing the Boolean expressions in SOP (POS) form the following steps are given below

- Draw the K-map and place 1s (0s) corresponding to the minterms (maxterms) of the SOP (POS)expression.
- In the map 1s (0s) which are not adjacent to any other $1(0)$ are the isolated minterms (maxterms). They are to be read as they are because they cannot be combined even into a 2-square.
- For those $1 \mathrm{~s}(0 \mathrm{~s})$ which are adjacent to only one other 1(0) make them pairs squares).
- For quads (4- squares) and octet (8 squares) of adjacent 1 s (0s) even if they
contain some 1s (0s) which have already been combined. They must geometrically form a square or a rectangle.
- For any 1s (0s) that have not been combined yet then combine them into bigger squares if possible.
- Form the minimal expression by summing (multiplying) the product (sum) terms of all the groups.


## Example:-

Reduce using mapping the expression $f=\Sigma m(0,1,2,3,5,7$, 8, 9, 10, 12, 13)Solution:-

The given expression in POS form is $f=\pi M(4,6,11,14,15)$ and in SOP form $f=\sum m$ ( $0,1,2,3,5,7,8,9$, $10,12,13)$


The minimal SOP $\overline{\text { expression }}$ is $f_{\text {min }}=B D+A C+A D$

The minimal POS expression is $f_{\min }=(A+B+D)(A+C+D)(A+B+C)$

## DON'T CARE COMBINATIONS:-

The combinations for which the values of the expression are not specified are called don't care combinations or optional combinations and such expression stand incompletely specified. The output is a don't care for these invalid combinations. The don't care terms are denoted by d or X . During the process of designing using SOP maps, each don't care is treated as 1 to reduce the map otherwise it is treated as 0 and left alone. During the process of designing using POS maps, each don't care is treated as 0 to reduce the map otherwise it is treated as 1 and left alone.

A standard SOP expression with don't cares can be converted into standard POS form by keeping the don't cares as they are, and the missing minterms of the SOP form are written as the maxterms of the POS form. Similarly, to convert a standard POS expression with don't cares can be converted into standard SOP form by keeping the don't cares as they are, and the missing maxterms of the POS form are written as the minterms of the SOP form.

## Example:-

Reduce the expression $f=\sum m(1,5,6,12,13,14)+d(2,4)$ using K- map. Solution:-

The given expression in SOP form is $f=\sum m(1,5,6,12,13,14)+d(2,4)$
The given expression in POS form is $f=\pi M(0,3,7,8,9,10,11,15)+d(2,4)$

| $A B^{C D}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | $1{ }^{1}$ | 3 | $x^{2}$ |
| 01 | X. ${ }^{4}$ | -1 ${ }^{5}$ | 7 | ${ }^{1} 6$ |
| 11 | $4_{1} 12$ | $1]^{13}$ | 15 | $1^{14}$ |
| 10 | 8 | 9 | 11 | 10 |

(a) SOP K-map

| $A B^{C D}$ | OO | 01 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 |  | ${ }^{2}$ |  |
| 00 | 0 |  | 0 | X |  |
| 01 | $\times{ }^{4}$ | 5 | 0 | 6 |  |
| 11 | 12 | 13 | $0{ }^{15}$ | 14 |  |
|  | 8 | 9 | 11 | 10 |  |
| 10 | 0 | 0 | 0 | 0 |  |

(b) POS K-map

The minimal of SOP expression is $f_{\text {min }}=B C+B D+A C D$

The minimal of POS expression is $f_{\text {min }}=(B+D)(A+B)(C+D)$

## LOGIC GATES

- Logic gates are the fundamental building blocks of digital systems.
- There are 3 basic types of gates AND, OR and NOT.
- Logic gates are electronic circuits because they are made up of a number of electronic devices andcomponents.
- Inputs and outputs of logic gates can occur only in 2 levels. These two levels are termed HIGH and LOW, or TRUE and FALSE, or ON and OFF or simply 1 and 0 .
- The table which lists all the possible combinations of input variables and the corresponding outputs iscalled a truth table.


## LEVEL LOGIC:-

A logic in which the voltage levels represents logic 1 and logic 0 . Level logic may be positive or negative logic. Positive Logic:-
A positive logic system is the one in which the higher of the two voltage levels represents the logic 1 and thelower of the two voltages level represents the logic 0 . Negative Logic:-
A negative logic system is the one in which the lower of the two voltage levels represents the logic 1 and thehigher of the two voltages level represents the logic 0 .
DIFFERENT TYPES OF LOGIC GATES:-
NOT GATE (INVERTER):-

- A NOT gate, also called and inverter, has only one input and one output.
- It is a device whose output is always the complement of its input.
- The output of a NOT gate is the logic 1 state when its input is in logic 0 state and the logic 0 state whenits inputs is in logic 1 state.

IC No. :- 7404
Logic Symbol

O-OUt

Timing Diagram
10001


## AND GATE:-

- An AND gate has two or more inputs but only one output.
- The output is logic 1 state only when each one of its inputs is at logic 1 state.
- The output is logic 0 state even if one of its inputs is at logic 0 state.

IC No.:- 7408


Logic Symbol
Timing Diagram

00
1


B


Q

## OR GATE:-

- An OR gate may have two or more inputs but only one output.
- The output is logic 1 state, even if one of its input is in logic 1 state.
- The output is logic 0 state, only when each one of its inputs is in logic state.

IC No.:- 7432

Logic Symbol

| INPUT |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Q = A}+\mathbf{B}$ |
| 0 | Tfuth | Table $^{0}$ |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Timing Diagram

$$
\begin{array}{llll}
0 & 0 & 1 & 1
\end{array}
$$

A


B


Q

NAND GATE:-

- NAND gate is a combination of an AND gate and a NOT gate.
- The output is logic 0 when each of the input is logic 1 and for any other combination of inputs, theoutput is logic 1.
IC No.:- 7400 two input NAND
gate 7410 three input
NAND gate 7420 four
input NAND gate 7430
eight input NAND gate

Logic Symbol


Timing Diagram
$\begin{array}{llll}0 & 0 & 1 & 1\end{array}$

A


B


Q

## NOR GATE:-

- NOR gate is a combination of an OR gate and a NOT gate.
- The output is logic 1 , only when each one of its input is logic 0 and for any other combination of inputs, the output is a logic 0 level.


## EXCLUSIVE - OR (X-OR) GATE:-

- An X-OR gate is a two input, one output logic circuit.
- The output is logic 1 when one and only one of its two inputs is logic 1 . When both the inputs is logic 0 or when both the inputs is logic 1 , the output is logic 0 .

IC No.:- 7486


INPUTS are $A$ and $B$ OUTPUT is $Q=A \underline{A}_{-} B$

$$
=A B+A B
$$

Timing Diagram
$0 \quad 0 \quad 1 \quad 1$

A


B


Q


## EXCLUSIVE - NOR (X-NOR) GATE:-

- An X-NOR gate is the combination of an X-OR gate and a NOT gate.
- An X-NOR gate is a two input, one output logic circuit.
- The output is logic 1 only when both the inputs are logic 0 or when both the inputs is 1 .
- The output is logic 0 when one of the inputs is logic 0 and other is 1 .

IC No.:- 74266
Logic Symbol


| INPUT |  | OUTPUT |
| :--- | :--- | :--- |
| A | $B$ | OUT =A XNOR B |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Timing Diagram



A
$\begin{array}{llll}0 & 1 & 0 & 1\end{array}$
B


## UNIVERSAL GATES:-

There are 3 basic gates AND, OR and NOT, there are two universal gates NAND and NOR, each of which can realize logic circuits single handedly. The NAND and NOR gates are called universal building blocks. Both NAND and NOR gates can perform all logic functions i.e. AND, OR, NOT, EXOR and EXNOR.

## NAND GATE:-

a) Inverter from NAND gate

$$
\begin{aligned}
& \text { Input }=A \\
& \text { Output } \mathrm{Q}=\mathrm{A}
\end{aligned}
$$


b) AND gate from NAND gate

Input $s$ are A

and BOutput Q
= A.B
c)
d) OR gate from NAND gate

Inputs are A
and $B$ Output
$Q=A+B$

e) NOR gate from NAND gate

Inputs are $A$ and BOutput Q
$=A+B$

f) EX-OR gate from NAND gate

Inputs are A and
B Output $\mathrm{Q}=\mathrm{A}$
$B+A B$

g) EX-NOR gate From NAND gate

Inputs are $A$ and $B$
Output $Q=A \bar{B}+A B$


NOR GATE:-
a) Inverter from NOR
gate $\operatorname{lnput}=\underline{A}$


Output $\mathbf{Q}=\mathrm{A}$
b) AND gate from NOR gate Input s are $A$
c) and $B$ Output $Q=$ A.B

a) OR gate from NOR gate

Inputs are A and BOutput Q $=A+B$

b) NAND gate from NOR gate

Inputs are $A$
and BOutput Q
= A.B

c) EX-OR gate from NOR gate

Inputs are $A$ and
$B$ Output $Q=A$
$B+A B$

d) EX-NOR gate From NOR gate

Inputs are $A$ and $B$
Output $Q=A \bar{B}+A B$


## THRESHOLD LOGIC:-

## INTRODUCTION:-

- The threshold element, also called the threshold gate (T-gate) is a much more powerful device than any of the conventional logic gates such as NAND, NOR and others.
- Complex, large Boolean functions can be realized using much fewer threshold gates.
- Frequently a single threshold gate can realize a very complex function which otherwise might require alarge number of conventional gates.
- T-gate offers incomparably economical realization; it has not found extensive use with the digital systemdesigners mainly because of the following limitations.

1. It is very sensitive to parameter variations.
2. It is difficult to fabricate it in IC form.

The speed of switching of threshold elements in much lower than that of conventional gates.

## THE THRESHOLD ELEMENTS:-

- A threshold element or gate has ' $n$ ' binary inputs $x_{1}, x_{2}, \ldots ., x_{n}$; and a single binary output $F$. But inaddition to those, it has two more parameters.
- Its parameters are a threshold $T$ and weights $\mathrm{w}_{1}, \mathrm{w}_{2}, \ldots ., \mathrm{w}_{\mathrm{n}}$. The weights $\mathrm{w}_{1}$, $w_{2}, \ldots, w_{n}$ are associated with the input variables $x_{1}, x_{2}, \ldots, x_{n}$.
- The value of the threshold ( T ) and weights may be real, positive or negative number.
- The symbol of the threshold element is shown in fig.(a).
- It is represented by a partitioned into two parts, one part represents the circlerepresents T. weights and other
- It is defined as
n
$F\left(x_{1}, x_{2}, \ldots \ldots ., x_{n}\right)=1$ if and only if $\sum w_{i} x_{i} \geq T$
$\mathrm{i}=1$
otherwise
$F\left(x_{1}, x_{2}, \ldots \ldots, x_{n}\right)=0$
n
- The sum and product operation are normal arithmetic operations and the sum $\sum w_{i} x_{i}$ $\geq \mathrm{T}$
$\mathrm{i}=1$
is called the weighted sum of the element or gate.



## Example:-

Obtain the minimal Boolean expression from the threshold gate shown in figure.


## Solution:-

The threshold gate with three inputs $x_{1}, x_{2}, x_{3}$ with weights $-2\left(w_{1}\right), 4\left(w_{2}\right)$ and $2\left(w_{3}\right)$ respectively. The value of threshold is $2(\mathrm{~T})$. The table shown is the weighted sums and outputs for all input combinations. For this threshold gate, the weighted sum is

$$
\begin{aligned}
w & =w_{1} x_{1}+w_{2} x_{2}+w_{3} x_{3} \\
& =(-2) x_{1}+(4) x_{2}+(2) x_{3} \\
& =-2 x_{1}+4 x_{2}+2 x_{3}
\end{aligned}
$$

The output $F$ is logic 1 for $w \geq 2$ and it is logic 0 for $w<2$

| Input Variables |  |  |  | Weighted Sum |  | Output |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathbf{x}_{1}$ | $\mathbf{x}_{2}$ | $\mathbf{x}_{3}$ | $\mathbf{w}=-2 \mathbf{x}_{1}+4 \mathbf{x}_{2}+\mathbf{F}$ <br> $\mathbf{2} \mathbf{x}_{3}$ |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 1 | 2 | 1 |  |  |
| 0 | 1 | 0 | 4 | 1 |  |  |
| 0 | 1 | 1 | 6 | 1 |  |  |
| 1 | 0 | 0 | -2 | 0 |  |  |
| 1 | 0 | 1 | 0 | 0 |  |  |
| 1 | 1 | 0 | 2 | 1 |  |  |
| 1 | 1 | 1 | 4 | 1 |  |  |

From the input - output relation is given in the table, the Boolean expression for the output is $F=\sum m(1,2,3,6,7)$

The K-map for $F$ is

## COMBINATIONAL LOGIC CIRCUIT

- A combinational circuit consists of logic gates whose outputs at any time are determined from only thepresent combination of inputs.
- A combinational circuit performs an operation that can be specified logically by a set of Booleanfunctions.
- It consists of an interconnection of logic gates. Combinational logic gates react to the values of the
signals at their inputs and produce the value of the output signal, transforming binary information fromthe given input data to a required output data.
- A block diagram of a combinational circuit is shown in the below figure.
- The $n$ input binary variables come from an external source; the m output variables are produced by the internal combinational logic circuit and go to an external destination.
- Each input and output variable exists physically as an analog signal whose values are interpreted to be a binary signal that represents logic 1 and logic 0.



## BINARY ADDER-SUBTRACTOR:-

- Digital computers perform a variety of information-processing tasks. Among the functions encounteredare the various arithmetic operations.
- The most basic arithmetic operation is the addition of two binary digits. This simple addition consists offour possible elementary operations: $0+0=0,0+1=$ $1,1+0=1$, and $1+1=10$.
- The first three operations produce a sum of one digit, but when both augend and addend bits are equal to 1 ; the binary sum consists of two digits. The higher significant bit of this result is called a carry.
- When the augend and addend numbers contain more significant digits, the carry obtained from theaddition of two bits is added to the next higher order pair of significant bits.
- A combinational circuit that performs the addition of two bits is called a half adder.
- One that performs the addition of three bits (two significant bits and a previous carry) is a full adder. The names of the circuits stem from the fact that two half adders can be employed to implement a full adder.


## HALF ADDER:-

- This circuit needs two binary inputs and two binary outputs.
- The input variables designate the augend and addend bits; the output variables produce the sum andcarry. Symbols $x$ and $y$ are assigned to the two inputs and $S$ (for sum) and C (for carry) to the outputs.
- The truth table for the half adder is listed in the below table.
- The C output is 1 only when both inputs are 1 . The $S$ output represents the least significant bit of thesum.
- The simplified Boolean functions for the two outputs can be obtained directly from

| x | y | D | B |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| Truth Table |  |  |  |

the truth table.
Truth Table

- The simplified sum-of-products expressions are

$$
\begin{array}{r}
S=x^{\prime} y+ \\
x y^{\prime} C=
\end{array}
$$

xy

- The logic diagram of the half adder implemented in sum of products is shown in the below figure. It can be also implemented with an exclusive-OR and an AND gate.


## FULL ADDER:-

- A full adder is a combinational circuit that forms the arithmetic sum of three bits.
- It consists of three inputs and two outputs. Two of the input variables, denoted by $x$ and $y$, represent the two significant bits to be added. The third input, $z$,

| $\boldsymbol{x}$ | $\boldsymbol{y}$ | $z$ | $C$ | $\mathbf{s}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## Truth Table

- represents the carry from the previous lower significant position.
- Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3 , and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols S for sum and C for carry.

(a) $S=x^{\prime} y^{\prime} z+x^{\prime} y z^{\prime}+x y^{\prime} z^{\prime}+x y z$

(b) $C=x y+x z+y z$

K-Map for full adder

- The binary variable $S$ gives the value of the least significant bit of the sum. The binary variable $C$ gives the output carry formed by adding the input carry and the bits of the words.
- The eight rows under the input variables designate all possible combinations of the three variables. The
output variables are determined from the arithmetic sum of the input bits. When all input bits are 0 , theoutput is 0 .
- The $S$ output is equal to 1 when only one input is equal to 1 or when all three inputs are equal to 1 . TheC output has a carry of 1 if two or three inputs are equal to 1.
- The simplified expressions are

$$
\begin{aligned}
& S=x^{\prime} y^{\prime} z+x x^{\prime} y z^{\prime}+x y^{\prime} z^{\prime}+x y z \\
& C=x y+x z+y z
\end{aligned}
$$

- The logic diagram for the full adder implemented in sum-of-products form is shown in figure.

- It can also be implemented with two half adders and one OR gate as shown in the figure.


Implementation of Full Adder using Two Half Adders and an OR gate

- A full adder is a combinational circuit that forms the arithmetic sum of three bits.


## BINARY ADDER:-

- A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers.
- It can be constructed with full adders connected in cascade, with the output carry from each full adderconnected to the input carry of the next full adder in the chain.
- Addition of $n$-bit numbers requires a chain of $n$ full adders or a chain of onehalf adder and n -1 full adders. In the former case, the input carry to the least significant position is fixed at 0 .
- The interconnection of four full-adder (FA) circuits to provide a four-bit binary ripple carry adder isshown in the figure.
- The augend bits of $A$ and the addend bits of $B$ are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bit.

The carries are connected in a chain through the full adders. The input carry to the adder is C0, and itripples through the full adders to the output carry C4. The $S$ outputs generate the required sum bits.

- An n -bit adder requires n full adders, with each output carry connected to the input carry of the nexthigher order full adder.
- Consider the two binary numbers $A=1011$ and $B=0011$. Their sum $S=1110$ is formed with the four-bit adder as follows:

| Subscript i: | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input carry | 0 | 1 | 1 | 0 | $C_{i}$ |
| Augend | 1 | 0 | 1 | 1 | $A_{i}$ |
| Addend | 0 | 0 | 1 | 1 | $B_{i}$ |
| Sum | 1 | 1 | 1 | 0 | $S_{i}$ |
| Output carry | 0 | 0 | 1 | 1 | $C_{i+1}$ |

- The bits are added with full adders, starting from the least significant position (
- subscript 0 ), to form thesum bit and carry bit. The input carry $\mathrm{C}_{0}$ in the least significant position must be 0 .
- The value of $\mathrm{C}_{i+1}$ in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left.
- The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated. All the carries must be generated for the correct sum bits to appear at the outputs.



## HALF SUBTRACTOR:-

- This circuit needs two binary inputs and two binary outputs.
- Symbols $x$ and $y$ are assigned to the two inputs and $D$ (for difference) and $B$ (for borrow) to the outputs.
- The truth table for the half subtractor is listed in the below table.

| $\boldsymbol{x}$ | $\boldsymbol{y}$ | $D$ | $B$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 0 |  |
| Truth Table |  |  |  |  |

- The $B$ output is 1 only when the inputs are 0 and 1 . The $D$ output represents the least significant bit ofthe subtraction.
- The subtraction operation is done by using the following rules as

$$
\begin{aligned}
& 0-0=0 ; \\
& 0-1=1 \text { with borrow } 1 ; \\
& 1-0=1 ; \\
& 1-1=0 .
\end{aligned}
$$

- The simplified Boolean functions for the two outputs can be obtained directly from the truth table. Thesimplified sum-of-products expressions are

$$
D=x^{\prime} y+x y^{\prime} \text { and } B=x^{\prime} y
$$



The logic diagram of the half adder implemented in sum of products is shown in
the figure can bealso implemented with an exclusive-OR and an AND gate with one inverted input.

## FULL SUBTRACTOR:-

- A full subtractor is a combinational circuit that forms the arithmetic subtraction operation of three bits.
- It consists of three inputs and two outputs. Two of the input variables, denoted by $x$ and $y$, represent the two significant bits to be subtracted. The third input, $z$, is

| x | y | z | D | B |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
| Truth Table |  |  |  |  |

subtracted from the result Of the first subtraction.

- Two outputs are necessary because the arithmetic subtraction of three binary digits ranges in value from 0 to 3 , and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols $D$ for difference and $B$ for borrow.
- The binary variable D gives the value of the least significant bit of the difference. The binary variable B gives the output borrow formed during the subtraction process.


K-Map for full Subtractor

- The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic subtraction of the input bits.
- The difference $D$ becomes 1 when any one of the input is 1 or all three inputs are equal to1 and the borrow $B$ is 1 when the input combination is (001) or (0 1 $0)$ or ( 011 ) or (111).
- The simplified expressions are

$$
\begin{aligned}
& D=x^{\prime} y^{\prime} z+x^{\prime} y z^{\prime}+ \\
& x y^{\prime} z^{\prime}+x y z B=x^{\prime} z+ \\
& x^{\prime} y+y z
\end{aligned}
$$

- The logic diagram for the full adder implemented in sum-of-products form is shown in figure.



## MULTIPLEXER:-

- A multiplexer is a combinational circuit that selects binary information from one of many input lines anddirects it to a single output line.
- The selection of a particular input line is controlled by a set of selection lines.
- Normally, there are $2^{n}$ input lines and $n$ selection lines whose bit combinations determine which input isselected.
- A four-to-one-line multiplexer is shown in the below figure. Each of the four inputs, $I_{0}$ through $I_{3}$, is applied to one input of an AND gate.
- Selection lines $S_{1}$ and $S_{0}$ are decoded to select a particular AND gate. The outputs of the AND gates are applied to a single OR gate that provides the oneline output.

The function table lists the input that is passed to the output for each combination of the binary selectionvalues.

- To demonstrate the operation of the circuit, consider the case when $S_{1} S_{0}=10$.
- The AND gate associated with input $I_{2}$ has two of its inputs equal to 1 and the third input connected tol ${ }_{2}$.
- The other three AND gates have at least one input equal to 0 , which makes their outputs equal to 0 . The output of the OR gate is now equal to the value of $I_{2}$, providing a path from the selected input to the output.
- A multiplexer is also called a data selector, since it selects one of many inputs and steers the binaryinformation to the output line.



Truth table

## DEMULTIPLEXER:-

- The data distributor, known more commonly as a Demultiplexer or "Demux" for short, is the exactopposite of the Multiplexer.
- The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time. The demultiplexer converts a serial data signal at the input to aparallel data at its output lines as shown below.
- The Boolean expression for this 1-to-4 demultiplexer above with outputs A to D and data select lines $a, b$ is given as:

$$
F=(a b)^{\prime} A+a^{\prime} b B+a b{ }^{\prime} C+a b D
$$

- The function of the demultiplexer is to switch one common data input line to any one of the 4 output data lines $A$ to $D$ in our example above. As with the multiplexer the individual solid state switches are selected by the binary input address code on the output select pins "a" and "b" as shown.

- Unlike multiplexers which convert data from a single data line to multiple lines
and demultiplexers which convert multiple lines to a single data line, there are devices available which convert data to and from multiple lines and in the next tutorial about combinational logic devices.
- Standard demultiplexer IC packages available are the TTL 74LS138 1 to 8-output demultiplexer, the TTL 74LS139 Dual 1-to-4 output demultiplexer or the CMOS CD4514 1-to-16 output demultiplexer.
- A flip-flop or latch is a circuit that has two stable states and can be used to store information.
- A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, theoutput of a flip-flop is either 0 or 1.
- Latch is a non-clocked flip-flop and it is the building block for the flip-flop.
- A storage element in digital circuit can maintain a binary state indefinitely until directed by an inputsignal to switch state.
- Storage element that operate with signal level are called latches and those operate with clock transitionare called as flip-flops.
- The circuit can be made to change state by signals applied to one or more control inputs and will haveone or two outputs.
- A flip-flop is called so because its output either flips or flops meaning to switch back and forth.
- A flip-flop is also called a bi-stable multi-vibrator as it has two stable states. The input signals which command the flip-flop to change state are called excitations.
- Flip-flops are storage devices and can store 1 or 0.
- Flip-flops using the clock signal are called clocked flip-flops. Control signals are effective only if they areapplied in synchronization with the clock signal.
- Clock-signals may be positive-edge triggered or negative-edge triggered.
- Positive-edge triggered flip-flops are those in which state transitions take place only at positive- goingedge of the clock pulse.

- Negative-edge triggered flip-flops are those in which state transition take place only at negative- goingedge of the clock pulse.

- Some common type of flip-flops include
a) SR (set-reset) F-F
b) D (data or delay) F-F
c) T (toggle) F-F and
d) JK F-F


## SR latch:-

- The SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates.
- It has two outputs labeled $Q$ and $Q$ '. Two inputs are there labeled $S$ for set and $R$ foe reset.
- The latch has two useful states. When $\mathrm{Q}=0$ and $\mathrm{Q}=1$ the condition is called reset state and when $\mathrm{Q}=1$ and $\mathrm{Q}^{\prime}=0$ the condition is called set state.
- Normally Q and Q' are complement of each other.
- The figure represents a SR latch with two cross-coupled NOR gates. The circuit has NOR gates and as we know if any one of the input for a NOR gate is HIGH then its output will be LOW and if both the inputs are LOW then only the output will be HIGH.

- Under normal conditions, both inputs of the latch remain at 0 unless the state has to be changed. The application of a momentary 1 to the $S$ input causes the latch to go to the set state. The $S$ input must go back to 0 before any other changes take place, in order to avoid the occurrence of an undefined next state that results from the forbidden input condition.
- The first condition $(S=1, R=0)$ is the action that must be taken by input $S$ to bring the circuit to the set
state. Removing the active input from $S$ leaves the circuit in the same state. After both inputs return to 0 , it is then possible to shift to the reset state by momentary applying a 1 to the R input. The 1 can then be removed from R , whereupon the circuit remains in the reset state. When both inputs $S$ and $R$ are equal to 0 , the latch can be in either the set or the reset state, depending on which input was most recently a 1 .
- If a 1 is applied to both the $S$ and $R$ inputs of the latch, both outputs go to 0 . This action produces an undefined next state, because the state that results from the input transitions depends on the order in which they return to 0 . It also violates
the requirement that outputs be the complement of each other. In normal operation, this condition is avoided by making sure that 1 's are not applied to both inputs simultaneously.
- Truth table for SR latch designed with NOR gates is shown below.

| $\begin{aligned} & \text { Inp } \\ & \text { ut } \end{aligned}$ |  | Output |  |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | R | Q | Q' | QN ext | Q'N ext |  |
| 0 | 0 | 0 | 1 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | change |
| 0 | 1 | 0 | 1 | 0 | 1 | Reset |
| 0 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | Se |
| 1 | 0 | 1 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 1 | X | X | Prohibit |
| 1 | 1 | 1 | 0 | X | X | ed state |



## Symbol for SR NOR Latch

## Racing Condition:-

In case of a $S R$ latch when $S=R=1$ input is given both the output will try to become 0 . This is calledRacing condition.

SR latch using NAND gate:-

- The below figure represents a SR latch with two cross-coupled NAND gates. The circuit has NAND gates and as we know if any one of the input for a NAND gate is LOW then its output will be HIGH and if both the inputs are HIGH then only the output will be LOW.
- It operates with both inputs normally at 1 , unless the state of the latch has to be changed. The application of 0 to the $S$ input causes output $Q$ to go to 1 , putting the latch in the set state.
- When the $S$ input goes back to 1 , the circuit remains in the set state. After both inputs go back to 1 , we are allowedto change the state of the latch by placing a 0 in the R input. This action causes the circuit to go to the reset state and stay there even after both inputs return to 1 .

- The condition that is forbidden for the NAND latch is both inputs being equal to 0 at the same time, an input combination that should be avoided.
- n comparing the NAND with the NOR latch, note that the input signals for the NAND require the complement of those values used for the NOR latch. Because the NAND latch requires a 0 signal to change its state, it is sometimes referred to as an S'R' latch. The primes (or, sometimes, bars over the letters) designate the fact that the inputs must be in their complement form to activate the circuit.


The above represents the symbol for inverted SR latch or SR latch using NAND gate. Truth table for SR latch using NAND gate or Inverted SR latch

| $S$ | R | Qnext | Qnext |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Race | Race |
| 0 | 1 | 0 | 1 (Reset) |
| 1 | 0 | 1 | $U$ (Set) |
| 1 | 1 | Q (No change) | Q'(No change) |

## D LATCH:-

- One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensurethat inputs $S$ and $R$ are never equal to 1 at the same time.

- This is done in the D latch. This latch has only two inputs: D (data) and En (enable).
- The D input goes directly to the S input, and its complement is applied to the R input.

- As long as the enable input is at 0 , the cross-coupled $S R$ latch has both inputs at the 1 level and thecircuit can't change state regardless of the value of $D$.
- The below represents the truth table for the D-latch.

| En | $D$ | Next State of Q |
| :--- | :--- | :--- |
| 0 | $X$ | No change |
| 1 | 0 | Q $=0 ; R e s e t$ State |
| 1 | 1 | Q=1;Set State |

- The $D$ input is sampled when $E n=1$. If $D=1$, the $Q$ output goes to 1 , placing the circuit in the set state. If $D=0$, output $Q$ goes to 0 , placing the circuit in the reset state. This situation provides a path from input $D$ to the output, and for this reason, the circuit is often called a TRANSPARENT latch.


## TRIGGERING METHODS:-

- The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a trigger, and the transition it causes is said to trigger the flip-flop.
- Flip-flop circuits are constructed in such a way as to make them operate properly when they are part of a sequential circuit that employs a common clock.
- The problem with the latch is that it responds to a change in the level of a clock pulse. For properoperation of a flip-flop it should be triggered only during a signal transition.
- This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0 .
- A ways that a latch can be modified to form a flip-flop is to produce a flip-flop that triggers only during a signal transition (from 0 to 1 or from 1 to 0 ) of the synchronizing signal (clock) and is disabled during therest of the clock pulse.

(b) Positive-dge response


## JK FLIP-FLOP:-

- The JK flip-flop can be constructed by using basic SR latch and a clock. In this case the outputs $Q$ and $Q^{\prime}$ are returned back and connected to the inputs of NAND gates.
- This simple JK flip Flop is the most widely used of all the flip-flop designs and is considered to be auniversal flip-flop circuit.
- The sequential operation of the JK flip flop is exactly the same as for the previous SR flip-flop with thesame "Set" and "Reset" inputs.
- The difference this time is that the "JK flip flop" has no invalid or forbidden input states of the SR Latcheven when $S$ and $R$ are both at logic "1".
(The below diagram shows the circuit diagram of a JK flip-flop)

- The JK flip flop is basically a gated SR Flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs $S$ and $R$ are equal to logic level " 1 ".

The symbol for a JK flip flop is similar to that of an SR bistable latch except the

- Both the $S$ and the $R$ inputs of the $S R$ bi-stable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack and Kilby. Then this equates to: $\mathrm{J}=\mathrm{S}$ and $\mathrm{K}=\mathrm{R}$.
- The two 2-input NAND gates of the gated SR bi-stable have now been replaced by two 3 -input NAND gates with the third input of each gate connected to the outputs at Q and Q'.
- This cross coupling of the SR flip-flop allows the previously invalid condition of $S$ $=$ " 1 " and $\mathrm{R}=$ " 1 " state to be used to produce a "toggle action" as the two inputs are now interlocked.
- If the circuit is now "SET" the J input is inhibited by the " 0 " status of Q ' through the lower NAND gate. If the circuit is "RESET" the $K$ input is inhibited by the " 0 " status of Q through the upper NAND gate. As Q and Q' are always different we can use them to control the input.
(Truth table for JK flip-flop)

| Input |  | Outp |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J | K | Q |  | $\begin{aligned} & \text { Qn } \\ & \text { ext } \end{aligned}$ |  |
| 0 | 0 | 0 | 0 |  | No change |
| 0 | 0 | 1 | 1 |  | No change |
| 0 | 1 | 0 | 0 |  |  |
| 0 | 1 | 1 | 0 |  | et |
| 1 | 0 | 0 | 1 |  | Set |
| 1 | 0 |  | 1 |  |  |
|  | 1 | 0 | 1 |  | Toggle |
| 1 | 1 | 1 | 0 |  |  |

- When both inputs J and K are equal to logic "1", the JK flip flop toggles.


## T FLIP-FLOP:-

- Toggle flip-flop or commonly known as T flip-flop.
- This flip-flop has the similar operation as that of the JK flip-flop with both the inputs $J$ and $K$ are shorted
i.e. both are given the common input.

- Hence its truth table is same as that of JK flip-flop when $\mathrm{J}=\mathrm{K}=0$ and $\mathrm{J}=\mathrm{K}=1$. So its truth table is asfollows.

| $\top$ | Q | Qn | Comment |
| :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | ext |
| No change |  |  |  |
|  | 1 | 1 | Toggles |

## MASTER-SLAVE JK FLIP-FLOP:-

- The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse.
- The outputs from Q and Q' from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip flop being connected to the two inputs of the "Slave" flip flop.
- This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip flop as shown below.

The Master-Slave JK Flip Flop


- The input signals $J$ and $K$ are connected to the gated "master" SR flip flop which "locks" the input condition while the clock (CIk) input is "HIGH" at logic level " 1 ".
- As the clock input of the "slave" flip flop is the inverse (complement) of the "master" clock input, the "slave" SR flip flop does not toggle.
- The outputs from the "master" flip flop are only "seen" by the gated "slave" flip flop when the clock inputgoes "LOW" to logic level " 0 ".
- When the clock is "LOW", the outputs from the "master" flip flop are latched and any additionalchanges to its inputs are ignored.
- The gated "slave" flip flop now responds to the state of its inputs passed over by the "master" section.
- Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip flop are fed through to the gated inputs of the "slave" flip flop and on the "High-to-Low" transition the same inputs are reflected on the output of the "slave" making this type of flip flop edge or pulse-triggered.


## JK Flip Flop to SR Flip Flop

## S-R Flip Flop to J-K Flip Flop

Conversion Table

| $J-K$ Inputs |  | Outputs |  | S -R Inputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $J$ | K | Qp | $\mathrm{Qp+1}$ | S | R |
| 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 1 | X | 0 |
| 0 | 1 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | X | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |

Logic Diagram


$S=\overline{J Q p}$

$R=K Q p$

K-Map

- This will be the reverse process of the above explained conversion. $S$ and $R$ will be the external inputs
- to J and K . J and K will be the outputs of the combinational circuit. Thus, the values of $J$ and $K$ have to be obtained in terms of $S, R$ and $Q p$.
- A conversion table is to be written using $\mathrm{S}, \mathrm{R}, \mathrm{Qp}, \mathrm{Qp}+1$, J and K .
- For two inputs, $S$ and $R$, eight combinations are made. For each combination, the corresponding Qp+1 outputs are found out.
- The outputs for the combinations of $S=1$ and $R=1$ are not permitted for an SR flip flop. Thus the outputs are considered invalid and the J and K values are taken as "don't cares".


Flip Flop to D Flip Flop

- $S$ and $R$ are the actual inputs of the flip flop and $D$ is the external input of the flip flop.
- The four combinations, the logic diagram, conversion table, and the K-map for $S$ and $R$ in terms of Dand Qp are shown below.


## S-R Flip Flop to D Flip Flop

Conversion Table
K-maps


| D Input | $\frac{\text { Outputs }}{\text { Qp Qp+1 }}$ |  | $\frac{S-R \text { Inputs }}{S R R}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | X | 0 |

Logic Diagram


## D Flip Flop to SR Flip Flop

- $D$ is the actual input of the flip flop and $S$ and $R$ are the external inputs. Eight possible combinations are achieved from the external inputs $S, R$ and $Q p$.
- But, since the combination of $S=1$ and $R=1$ are invalid, the values of $Q p+1$ and D are considered as"don't cares".
- The logic diagram showing the conversion from $D$ to $S R$, and the K-map for $D$ in terms of $\mathrm{S}, \mathrm{R}$ and Qpare shown below.

D Flip Flop to S-R Flip Flop

Conversion Table

| $\frac{S-R \text { Inputs }}{5}$ |  | $\frac{\text { Outputs }}{Q p Q p+1}$ |  | D Input |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 |  | alid | Don't care |
| 1 | 1 |  | alid | Don't care |

K-map

$\mathrm{D}=\mathrm{S}+\overline{\mathrm{R}} \mathrm{Q}_{\mathrm{n}}$

Logic Diagram


## JK Flip Flop to T Flip Flop:-

- $J$ and $K$ are the actual inputs of the flip flop and $T$ is taken as the external input for conversion
- Four combinations are produced with $T$ and $Q p$. J and $K$ are expressed in terms of T and Qp.
- The conversion table, K-maps, and the logic diagram are given below.



## D Flip Flop to JK Flip Flop:-

- In this conversion, $D$ is the actual input to the flip flop and $J$ and $K$ are the external inputs.
- J, K and Qp make eight possible combinations, as shown in the conversion table below. D is expressed in terms of $\mathrm{J}, \mathrm{K}$ and Qp .
- The conversion table, the K-map for D in terms of $\mathrm{J}, \mathrm{K}$ and Qp and the logic diagram showing theconversion from D to JK are given in the figure below.



## ONE MARK QUESTIONS

1. What is a Circuit?

| a) | Open-loop | through | which | electrons | can | pass |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| b) | Closed-loop | through | which | electrons | can | pass |
| c) | Closed-loop | through | which | Neutrons | can | pass |
| d) None of the mentioned |  |  |  |  |  |  |

2. Which of the following is a type of digital logic circuit?
a) Combinational logic circuits
b)Sequential logic circuits
c) Both Combinational \& Sequential logic circuits
d) None of the mentioned
3. Which gates in Digital Circuits are required to convert a NOR-based SR latch to anSR flip-flop?
a) Two 2 input AND gates
b) Two 3 input AND gates
c) Two 2 input OR gates
d) Two 3 input OR gates
4. Which number system has a base 16
a)Hexadecimal
b)Octal
c) Binary
d)Decimal
5. What is a digital-to-analog converter?
a)It stores digital data on the computer.
b) It converts alternating current (AC) into direct current (DC).
c)It converts electrical power into mechanical power.
d)It takes the digital data from an audio CD and converts it to a useful form
6.How many bits are needed to store one BCD digit?
a) 2 bits
b) 4 bits
c) 3 bits
d) 1 bit
6. Which of these sets of logic gates are known as universal gates?
a)XOR, NAND, OR
b)OR, NOT, XOR
c)NOR, NAND, XNOR
d)NOR, NAND
7. What is the binary subtraction of $101001-010110=$ ?
a)010011
b) 100110
c) 011001
d) 010010
8. A classification of integrated circuits with complexities of 30 to 300 equivalent gates on a single chip is known as?
a) VLSI
b)SSI
c) LSI
d) MSI

1 's complement of 1011001 is
a)0100111
b)0101100
c) 0100110
d) 0110110
11. An overflow is a
a)User input problem
b)Hardware problem
c)Software problem
d) Input-Output problem
15. The excess- 3 code for 584 is given by
a) 100010110111
b) 100001110111
c) 100010010110
d) 100001010110
16. In Digital electronics (Boolean algebra), the OR operation is performed by which of the given properties
a)Distributive properties
b)Commutative properties
c)Associative properties
d)All of these
17. DeMorgan's Law states that
a) $(A+B)^{\prime}=A^{\prime *} B$
b) $(A B)^{\prime}=A^{\prime}+B^{\prime}$
c) $(A B)^{\prime}=A^{\prime}+B$
d) $(A B)^{\prime}=A+B$

K-map (Karnaugh map) is an abstract form of which diagram organized as a squares matrix.
a)Block diagram
b)Cycle diagram
c)Square diagram
d) Venn diagram
19. The AND operation is equivalent to
a)Union
b)Intersection
c)Division
d)Both option a and b
20. Super Computer can perform of instructions Per Second .
[Ans: Hundreds of millions]
21. How many binary bits are necessary to represent 748 ?
a) 9
b) 7
c)10
d) 11
22. For subtraction of binary number, subtract the
a) Minuend from the subtrahend digit
b) Subtrahend digit from the Minuend
d) MSB from the LSB
d) None of the above
23. A Karnaugh map ( K - map) is an abstract form of ---------- diagram, organized as a matrix of squares
a) Venn diagram b) Cycle Diagramc) Block Diagramd) Triangular
24.For every $x, y$ in $B$
a) $x+y=y+x, x . y=y . x$
a)Commutative Law
b) Complement
c) Closure
d) None of the above
25. How many unique symbols are used in the decimal number system?
a) One b) Nine
c) Ten
d) Unlimited
26. Which technology used in the evaluation of aptitude tests?
a) OCR
b) OMR
c) $M I C R$
d) MCR
27. The main building blocks of combinational circuits are:
a)
b)

Logic
Flip-flops
Counters
gates
d) Memory units
28. Which logic gate is used to perform the Boolean OR operation?
a)
b)

AND
NOT
c)

NOR
d) OR gate
29. Which of these number systems has a base of 16 ?
a) Decimal
b) Binary
c) Hexadecimal
d) Octal
30. The radix of an octal number system is:
a) 8
b) 2
c) 16 d) 10

Three Mark Questions:
1.List the number systems?
i) Decimal Number system
ii) Binary Number system
iii) Octal Number system
iv) Hexadecimal Number system
2. Define binary logic?

Binary logic consists of binary variables and logical operations. The variables vare designated by the alphabets such as $A, B, C, x, y, z$, etc., with each variable having only two distinct values: 1 and 0 . There are three basic logic operations: AND, OR, and NOT.
3. What is a Logic gate?

Logic gates are the basic elements that make up a digital system. The electronic gate is a circuit that is able to operate on a number of binary inputs in order to perform a particular logical function.
4. What are the basic digital logic gates?

The three basic logic gates are:

1. AND gate
2. OR gate
3. NOT gat
4. State the distributive property of Boolean algebra.

The distributive property states that AND ing several variables and OR ing the result with a single variable is equivalent to OR ing the single variable with each of the several variables and then AND ing the sums. The distributive property is:
i). $A+B C=(A+B)(A+C)$
ii). $A(B+C)=A B+A C$
6.State the limitations of karnaugh map.
i) Generally it is limited to six variable map (i.e.) more then six variable involving expressions are not reduced.
ii) The map method is restricted in its capability since they are useful for simplifying only Boolean expression represented in standard form

## 7.Define Duality Theorem.

The Duality theorem states that starting with a Boolean relation we can derive another Boolean relation by:
i). Changing OR (operation) i.e., + (Plus) sign to an AND (operation) i.e., (dot) and Vice-versa.
ii). Complement any 0 or 1 appearing in the expression i.e., replacing contains 0 and 1 by 1 and 0 respectively.
8. Simplify the following expression $Y=(A+B)\left(A+C^{\prime}\right)\left(B^{\prime}+C^{\prime}\right)$

$$
\begin{aligned}
Y= & (A+B)\left(A+C^{\prime}\right)\left(B^{\prime}+C^{\prime}\right) \\
& =\left(A A^{\prime}+A C+A^{\prime} B+B C\right)\left(B^{\prime}+C^{\prime}\right)\left[A \cdot A^{\prime}=0\right] \\
& =\left(A C+A^{\prime} B+B C\right)\left(B^{\prime}+C^{\prime}\right) \\
& =A B^{\prime} C+A C C^{\prime}+A A^{\prime} B B^{\prime}+A^{\prime} B C^{\prime}+B B^{\prime} C+B C C^{\prime}
\end{aligned}
$$

9. Show that $\left(X+Y^{\prime}+X Y\right)\left(X+Y^{\prime}\right)\left(X^{\prime} Y\right)=0$

$$
\begin{aligned}
& \left(X+Y^{\prime}+X Y\right)\left(X+Y^{\prime}\right)\left(X^{\prime} Y\right)=\left(X+Y^{\prime}+X\right)\left(X+Y^{\prime}\right)\left(X^{\prime}+Y\right)\left[A+A^{\prime} B=A+B\right] \\
& =\left(X+Y^{\prime}\right)\left(X+Y^{\prime}\right)\left(X^{\prime} Y\right)[A+A=1] \\
& =\left(X+Y^{\prime}\right)\left(X^{\prime} Y\right)[A \cdot A=1] \\
& =X \cdot X^{\prime}+Y^{\prime} . X^{\prime} \cdot Y \\
& =0\left[A \cdot A^{\prime}=0\right]
\end{aligned}
$$

10. Convert the given expression in canonical SOP form $Y=A C+A B+B C$

$$
\begin{aligned}
& Y=A C+A B+B C \\
& =A C\left(B+B^{\prime}\right)+A B\left(C+C^{\prime}\right)+\left(A+A A^{\prime}\right) B C \\
& =A B C+A B C^{\prime}+A B^{\prime} C+A B^{\prime} C^{\prime}+A B C+A B C^{\prime}+A B C \\
& =A B C+A B C^{\prime}+A B^{\prime} C+A B^{\prime} C^{\prime}[A+A=1]
\end{aligned}
$$

11. What is a diode?

Diodes are used for permitting the current flow in a particular direction. They are made using semiconductor substances. The main five types of diodes are Zener Diode, Small Signal Diode, Light Emitting Diode, Small Signal Diode and Schottky Diode.
12. What are the main advantages of digital systems over analogue systems?

The main advantages of digital systems over analogue systems are:

The data transmission in digital systems occurs without signal degradation due to noise. Digital systems possess noise immunity, which enables efficient data processing. On the other hand, analogue systems are susceptible to wear and tear, which deteriorates the stored information.

Most digital systems have computer interfaces that allow for much easier control of the signals and information. Updating the system software will enable us to resolve any bugs in the data or signal. Such features are not present in the analogue systems.
13. What are the main disadvantages of digital systems?

Even though digital systems are considered to be noise-resistant and storage efficient, they also have a few disadvantages.

The energy consumption of digital systems is larger compared to analogue systems. This energy is used to process signals and calculations.

Digital communication systems require larger bandwidth than analogue systems. Digital systems are expensive in terms of components and maintenance.

Digital systems are vulnerable to errors if there is even slight misinterpretation in input data.

- Practice Questions
- 1) What is the difference between AND and NAND gates?
- 2) What is the difference between analogue and digital signals?
- 3) Which is the first digital computer?
- 4) What is a boolean function?
- 5) Which type of signal is vulnerable to noise

